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 
Abstract— In this paper, we have worked out a pseudo two 
dimensional (2D) analytical model for surface potential and drain 
current of a long channel p-type Dual Material Gate (DMG) Gate 
All-Around (GAA) nanowire Tunneling Field Effect Transistor 
(TFET). The model incorporates the effect of drain voltage, gate 
metal work functions, thickness of oxide and silicon nanowire 
radius. The model does not assume a fully depleted channel. With 
the help of this model we have demonstrated the accumulation of 
charge at the interface of the two gates. The accuracy of the model 
is tested using the 3D device simulator Silvaco Atlas.  
 
Index Terms— Dual Material Gate (DMG), Gate All-Around 
(GAA), Tunneling Field Effect Transistor (TFET), nanowires, 
Two dimensional (2D) modelling. Sub-threshold swing (SS), ON-
state current. 
I. INTRODUCTION 
Studies on novel device structures for VLSI applications is 
being done extensively these days to provide alternatives to 
conventional CMOS transistors. This is because MOSFETs 
scaled to lengths below 100 nm face several problems with 
regard to leakage currents in the OFF-state, subthreshold swing 
(SS), drain induced barrier lowering (DIBL) and numerous 
other short channel effects (SCE). An attractive alternative is 
TFET [1-6], which has SS below 60 mV/decade, low OFF-state 
leakage currents and diminished short channel effects (SCE).  
However, since the source of carriers is band to band tunneling, 
TFETs have a low ON-state current ION [3] and it does not meet 
ITRS requirements [7-9]. Also, a gate all around (GAA) 
structure provides an improved SS and a solution to SCE and 
DIBL [10-12] because of the better electrostatic control over 
the channel. Further, a higher ION per unit device area is 
achieved due to the device geometry [13-15]. However, the 
problems of delayed saturation, low ION and leakage currents 
remain in a GAA structure. Thus, to optimize the GAA 
structure, a Dual Material Gate (DMG) structure is proposed in 
[16]. A DMG GAA nanowire TFET (Fig. 1) has a tunneling 
gate with a work function lower than that of the auxiliary gate 
for an n-channel TFET and vice-versa for a p-channel TFET. 
The DMG GAA nanowire TFET will provide a higher ION due 
to the increased tunneling by a metal of lower work function. It 
will have a lower OFF-state current (IOFF) because of the 
presence of a minimum in the surface potential and a negative  
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Fig 1.  Schematic view of a cross-section of the p-channel DMG GAA nanowire 
TFET. 
 
electric field in the channel. Thus we will get a better ION/IOFF 
ratio and a better SS [3, 15, 16]. Thus, a DMG GAA nanowire 
TFET provides a higher ION with reduced SCEs and better 
switching characteristics as compared to a planar TFET. The 
DMG structure has been explored extensively in literature [17-
20]. Although, TFETs using other materials are being studied, 
there is a great interest in silicon TFETs with improved ION 
because of their suitability in silicon based CMOS technology.  
  The DMG GAA nanowire TFET has been studied in [15] 
using numerical simulations but a compact model for drain 
current characteristics is needed for a better understanding of 
the working of the device. Several models have been developed 
for conventional TFETs [21-26] but a model for DMG GAA 
TFET is yet to be developed. The objective of this work is, 
therefore, to develop a pseudo-2D analytical model for the 
DMG GAA nanowire TFET using the approaches in [27] and 
[28].     
  In this work, we begin with the modeling of the surface 
potential along the channel using a pseudo-2D model [27] for 
solving the Poisson equation in the silicon channel. We then 
find the average electric field in the tunneling region and derive 
the drain current using Kane’s model [29]. To begin with, we 
develop a model considering equal lengths of tunneling and 
auxiliary gates but we later extend our  model to a more general 
case where the tunneling gate length is much smaller than the 
auxiliary gate length as suggested in [16] for optimal results. 
The accuracy of our models is validated by comparing the 
results given by our models with three dimensional numerical 
simulations [30]. The tunneling parameters for the simulations 
are calibrated by accurately reproducing experimental results 
published in Fig 6 (a) of [28].  
II. MODEL DERIVATION 
 The schematic view of the p-channel DMG GAA nanowire 
TFET structure is shown in Fig. 1. The length of the channel is 
200 nm and the length of the source and drain regions is 50 nm. 
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The channel doping NS = 1015/cm3 and the source and drain 
dopings are 1021/cm3. The radius of the nanowire (𝑇𝑆𝑖) is 10 nm 
and the oxide thickness (𝑇𝑜𝑥) is 2 nm. The gate which surrounds 
the entire channel is split into two parts. Tunneling gate at the 
source side with a work function Φtunnel = 4.8 eV and an 
auxiliary gate at the drain side with Φaux = 4.4 eV as suggested 
in [16] for optimal results. As a general case we begin with 
equal lengths of both the gates i.e. tunneling gate length Lt = 
100 nm and auxiliary gate length La = 100 nm and later extend 
it for a tunneling gate of shorter length i.e. Lt = 20 nm and La = 
180 nm as suggested by [16] for optimal results.  
  Fig. 2 shows the simulated band diagram and the surface 
potential of the device along the z-direction. As the current in a 
TFET is low, it can be observed that the potential drop along 
the channel is extremely small in the regions shown by the solid 
arrows in the figure and can be assumed to be constant [28]. 
Hence it can be inferred that the channel is not depleted in these 
regions. In Fig. 3, the surface potential of a DMG GAA 
nanowire TFET has been compared with that of two SMG GAA 
nanowire TFETs with gate work functions ΦSMG = 4.4 eV and 
4.8 eV. As can be seen here, in a DMG GAA nanowire TFET 
the two non-depleted regions in the channel, one under each 
gate, has a potential equal to that in an SMG GAA nanowire 
TFET of the corresponding gate work function. The values of 
these constant potential regions under the tunneling and the 
auxiliary gates are denoted as Ct  and Ca , respectively. 
  In the channel, TFETs behave like regular MOSFETs 
apart from the tunneling region at the source end. This is 
because the mechanism of channel formation and charge 
transport is the same in both TFETs and MOSFETs. Therefore, 
the value of Ct is given by  
                  if              (1) 
      if              (2) 
where 𝜓𝐵𝑡 is the channel’s built-in potential under the tunneling 
gate due to the band bending caused by the gate voltage, and 
𝑉𝑡ℎ𝑎 is the threshold voltage of a MOSFET with a gate work 
function Φ = Φaux. The expression for equation (2) will be 
different for a DMG GAA nanowire TFET with Φaux > Φtunnel. 
In this case, 𝑉𝑡ℎ𝑎 would be replaced by 𝑉𝑡ℎ𝑡 which is the 
threshold voltage for a MOSFET with a gate work function Φ 
= Φtunnel. This happens because for a pTFET when Φaux < Φtunnel 
then |𝑉𝑡ℎ𝑎|>|𝑉𝑡ℎ𝑡 | and hence, with increasing VD saturation 
happens in the auxiliary channel first and the entire channel 
potential gets saturated. Whereas, when Φaux > Φtunnel, the 
channel under the tunneling gate gets saturated first and the 
auxiliary channel potential is dependent on the drain voltage 
until it gets saturated. The value of Ca  is given by 
BaDCa V                   if           (3) 
BathaGSCa VV        if           (4) 
where 𝜓𝐵𝑎 is the channel’s built-in potential under the auxiliary 
gate due to the band bending caused by the gate voltage. Also, 
                                    (5) 
                                          (6)  
where 𝑉𝑏𝑖 is the built-in potential of the source-body junction 
and SV  is at ground potential.  
  The channel has four depletion regions, R1, R2, R3 and 
R4 in saturation as shown in Fig. 2 and only R1, R2 and R3 in 
linear region. Depletion region R4 need not be considered for 
drain current calculations, since surface potential near source 
region is only needed. The surface potential in these regions can 
be modelled by solving the 2D Poisson equation in cylindrical 
coordinates as given by: 
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Fig. 4 shows the potential profile along the 𝑟-direction of a 
cross-section of the DMG GAA nanowire TFET. The shape of 
this profile can be approximated by a second order polynomial 
[27]:  
2
210 )()()(),( rzarzazazr                   (8) 
This polynomial has to satisfy the following three boundary 
conditions as can be seen in Fig. 4. The potential 𝜓 at 𝑟 =  𝑇𝑆𝑖  
equals the surface potential 𝜓𝑆: 
)(),( zzT SSi                                     (9) 
Electric field at 𝑟 = 0 is equal to zero:  
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Electric displacement field at  𝑟 =  𝑇𝑆𝑖  is equal across the silicon 
and oxide boundary:  
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where 𝜓𝐺 is the electrostatic potential of the gate and is equal to 
VG - VFB  (VFB is the flat band voltage for the tunneling gate) and 
𝐶𝑜𝑥 is oxide capacitance per unit area at 𝑟 =  𝑇𝑆𝑖 , given by 
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Using (8) in (7), the surface potential can be written as: 
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which gives the following general form solution for the surface 
potential in regions R1, R2 and R3.  
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where iC and iD  are unknown coefficients, iL is the length of 
region Ri,  Ni is the background negative charge concentration 
of region Ri, Gi is the electrostatic potential gate over region 
Ri and dL  is the characteristic length.  In region R1, (17)  
BtDCt V   thaGD VVV 
BtthaGSCt VV   thaGD VVV 
thaGD VVV 
thaGD VVV 
biSSource VV 
DDrain V
Rajat Vishnoi and M. Jagadesh Kumar, "A Pseudo 2D-analytical Model of Dual Material Gate All-Around 
Nanowire Tunneling FET", IEEE Trans. on Electron Devices, Vol.61, pp.2264-2270, July  2014. 
3 
 
Fig 2. Simulated band diagram (upper curve) and surface potential (lower 
curve) for the DMG GAA nanowire TFET with Φtunnel = 4.8 eV and Φaux = 4.4 
eV at VGS= -1.0 V and VDS= -1.0 V. The depletion regions are marked by R1, 
R2, R3 and R4 and the non-depleted regions are shown by solid arrows.   
 
Fig 3. Simulated surface potential profiles of the DMG GAA nanowire TFET 
compared with that of two SMG GAA nanowire TFETs having gate work 
functions ΦSMG  = 4.4 eV and 4.8 eV at VGS = -1.0 V and VDS = -0.1 V. 
 
Fig 4. Potential distribution in the channel along the radial direction in region 
R1 for VGS = -1.0 V and VDS = -0.1 V. 
 
has to satisfy the following boundary conditions (defining z = 0 
at source-channel boundary): 
 (a) Surface potential at source is equal to 𝑉𝑏𝑖: 
bis V)0(1                                    (19) 
(b) 1S at the boundary of region R1 is equal to Ct : 
Cts L  )( 11                                 (20) 
(c) Electric field at the boundary of region R1 is equal to zero: 
0
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From (20) and (21), we get the following expression for 1S : 
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where L1 is the length of R1 and can be evaluated by using (19).  
  Let us now model the surface potential in regions R2 and 
R3. One important thing to note here is that the value of Ni will 
be different for R2 and R3. The channel at the boundary 
between R2 and R3 behaves like a p+-p junction and hence there 
will be complete depletion in R2 but the mobile charges of the 
channel which were earlier in region R2 will now move into 
region R3. We assume this charge in region R3 to be n per cm3. 
Hence, Ni in R2 will be the body doping NS and in R3, it will 
be NS + n.  There will be two equations like (17) one each for 
regions R2 and R3. We will have six unknown parameters (C2, 
D2, L2, C3, D3, and L3) which can be determined by the 
following boundary conditions assuming that z = 0 is the 
junction of the two gates. 
 
(i) The value of ψS at z = -L2 is equal to 𝜓𝐶𝑡  and at z = L3 is 
equal to Ca . 
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(iii) The surface potential is continuous at z = 0: 
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(iv) The electric field is continuous at z = 0: 
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(32) 
  The value of n in region R3 can be calculated by adding 
the following condition in our model, which comes from the 
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conservation of charge across the p+-p junction at the boundary 
of the tunneling gate and the auxiliary gate i.e. 
                           223 LnnL ch                                       (33)                    
where 2chn  is the channel inversion charge concentration under 
the tunneling gate. Simultaneously solving (31), (32) and (33) 
gives us the values of L2, L3 and n. These equations have to be 
solved numerically as they contain non-linear expressions. 
Since, after the onset of strong inversion, the channel charge 
does not vary greatly and L2 and L3 are of the same order, we 
can simplify our model by assuming n to be constant. As the 
inversion charge in strong inversion mostly remains constant 
with the applied GSV , we can assume n to be fixed at 10
19/cm3 
as 2chn  is typically 10
19/cm3 in strong inversion. Now, we only 
need to solve (31) and (32) and find L2 and L3. 
  As shown in Fig. 2, in region R1, the slope of the surface 
potential decreases along the channel length and hence the 
shortest tunneling length 𝐿𝑇  must lie between the source and the 
point where the potential falls by 𝐸𝐺/𝑞 and can be written as 
[28]: 
         )/()( qEzzL GSourceSourceT                     (34) 
     ))/()((cosh)( 1 GCGSdS Lz  
             (35) 
Using LT, the average electric field along the tunneling path Favg 
can be calculated as:  
TGavg qLEF /                                      (36) 
Substituting Favg into the Kane’s model for band to band 
tunneling [29], we get the expression for the drain current as:  
)/exp(2 avgKavgTKD FBFLAI                   (37) 
[23-26, 28] where 𝐴𝐾 and 𝐵𝐾 are material dependent tunnelling 
parameters which depend on 𝐸𝐺  and the effective mass of the 
carriers. The units of AK and BK are A-m/V2 and V/m 
respectively and have to be extracted experimentally [28]. The 
term 𝐴𝐾 × 𝐿𝑇 incorporates the tunneling volume. Here, we 
have included the change in tunneling volume with 𝑉𝐺𝑆 by 
taking the tunneling volume to be proportional to 𝐿𝑇. The other 
dimensions of the tunneling volume will be constant for a given 
radius of the nanowire and are part of 𝐴𝐾. The parameter 𝐵𝐾 is 
the exponential factor from the Kane’s model for band to band 
tunneling and it governs the calculated values of DI [28].  
      In Kane’s model [29], the expression for generation rate of 
the carriers in the tunneling region is given. This generation rate 
has to be integrated over the entire tunneling volume for 
calculating the total drain current as has been done in many of 
the TFET models [21, 24-26].  In our work, for simplicity, the 
generation rate is assumed to be constant over the entire 
tunneling region and hence the integration simplifies to 
multiplying the generation rate with tunneling volume as 
suggested in [28]. However, in [28] the tunneling volume is 
assumed to be constant for all the bias conditions and is 
incorporated as a part of factor AK. In our model, we have 
modified this approach and have incorporated the change in 
tunneling volume with the applied gate voltage by assuming the 
tunneling volume to be proportional to LT and hence we get the 
factor AK×LT. Therefore, the parameter AK in our work and in 
[28] have different mathematical units. 
  Most of the studies on DMG TFETs till date [15,16] 
suggest that Lt should be much smaller than La. The study in 
[16] suggests that for a device of length 50 nm the optimal Lt = 
20 nm. Therefore, let us extend our model for a more general 
case where Lt is much smaller than La. In such a case, the entire 
length of the channel under the tunneling gate may be depleted 
i.e. regions R1 and R2 merge into each other. This will happen 
more so at low values of gate voltages where L1 and L2 are 
larger. In a structure where Lt is small typically below 20 nm 
we will first solve (22) to (32) and check if L1+L2 is larger than 
Lt. If it is true then we modify our surface potential models. 
Now, we have only two depletion regions: R1 which is the 
entire region under the tunneling gate and R3 which is the same 
as earlier. We will now have two equations like (17) and six 
unknowns (C1, D1, L1, C3, D3 and L3). We will again use six 
boundary conditions as earlier defining z = 0 as the junction of 
the two gates. 
  The tunneling gate length Lt is the length of region R1 now 
and not 1L . Since regions R1 and R2 have merged, we will get 
a point of minimum in the surface potential at 1Lz  . As a 
result, the condition given by (23) will be different now and the 
value of 1s  at tLz   will be biV   
                             bits VL  )(1                                    (38) 
The other five boundary conditions given by (24)-(28) remain 
the same but the variables and constants of region R2 are 
replaced by those of region R1 (i.e. 2s will become 1s  and 
so on). Solving as done earlier, we get the following: 
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(42) 
Simultaneously solving (40)-(42) gives us 1L , 3L  and 1C . The 
drain current ID is then calculated using (34)-(37). 
III. MODEL RESULTS 
 The proposed models of DMG GAA nanowire TFET are 
verified against three dimensional numerical simulations [30]. 
In our simulations, we have used the models for concentration  
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Fig. 5. Reproduction of experimental results published in Fig. 6(a) of [28] using 
TCAD simulations for extracting the tunneling parameters. 
 
 
Fig. 6. Surface potential in the channel given by TCAD simulations (dashed 
lines) and our model (solid lines) for three biasing cases. 
 
 
Fig. 7. log(ID)-VGS curves for the DMG GAA nanowire TFET obtained by 
TCAD simulations (dashed lines) and our model (solid lines).                                                                                                                              
 
dependent mobility, electric field dependent mobility, SRH 
recombination, auger recombination, band gap narrowing and 
Kane’s band to band tunneling. The parameters for Kane’s 
band-to-band tunneling in Silvaco Atlas, 𝐴𝐾𝑎𝑛𝑒 (= 4x10
19 
eV1/2/cm-s-V2) and 𝐵𝐾𝑎𝑛𝑒 (= 41 MV/cm-eV
3/2) [30] are 
extracted by reproducing the experimental results given in Fig. 
6(a) of [28] as shown in Fig. 5. With these tunneling parameters, 
we simulate the device structure as shown in Fig. 1 and compare 
the simulation results with those predicted by our models. Fig. 
6 shows the surface potential along the channel given by the 
model equations (22)-(32) for different values of GSV and DSV
and compares them with simulation results. Fig. 7 shows the 
)log( DSI  - GSV  characteristic given by the model equations 
(34)-(37) for different values of DSV  and compares them with 
simulation results. The model results are in good agreement  
 
Fig. 8. ID-VDS curves for the DMG GAA nanowire TFET obtained by TCAD 
simulations (dashed lines) and our model (solid lines).  
 
Fig. 9. Surface potential profile in the channel obtained from simulations 
(dashed lines) with Lt = 20 nm and La = 180 nm and model (solid lines) for 
VDS = -0.5 V and two low values of VGS.   
 
with the simulations over a large range of 𝑉𝐺𝑆 above the 
threshold (which is - 1.3 V). From the model results in Fig.7, it 
may appear unreasonable to have a lower drain current at a 
higher absolute drain voltage. However, this is due to the fact 
that our model is accurate only for gate voltages above 
threshold. This is because our model takes the shortest 
tunneling length and uses it over the entire tunneling volume. 
For gate voltages above the threshold, the shortest tunneling 
length being small dominates the tunneling current. But for gate 
voltages in the subthreshold region, the shortest tunneling 
length is large and is not able dominate the tunneling current. 
Hence, in the subthreshold region, using a constant tunneling 
length over the entire tunneling volume gives us inaccurate 
results. To model the drain current more accurately in the 
subthreshold region, a numerical approach has to be taken 
which integrates the tunneling current over all the 1-D tunneling 
lengths. Our approach to find the tunneling current is analytical 
and hence inaccurate in the subthreshold region. Fig. 8 shows 
the DSI  - DSV  characteristic given by the models equations 
(34)-(37) for different values of GSV  and compares them with 
simulation results. The model results match with the simulation 
results with reasonable accuracy. In Fig. 9, we have plotted the 
surface potential along the channel for a DMG GAA nanowire 
TFET with Lt = 20 nm and La = 180 nm for different values of 
GSV  and compared them with simulation results. 
IV. CONCLUSION 
In this work, we have developed a pseudo 2D-analytical model 
for the drain current and surface potential of a DMG GAA 
nanowire TFET. The accuracy of our model has been tested 
Rajat Vishnoi and M. Jagadesh Kumar, "A Pseudo 2D-analytical Model of Dual Material Gate All-Around 
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6 
against results obtained from three dimensional numerical 
simulations calibrated with experimental results. Our model can 
be used for a better understanding of the DMG GAA nanowire 
TFET and also for circuit design. It may be pointed out that our 
model results in the off-state and the sub-threshold region do 
not match with the simulations. Therefore, further work needs 
to be done by considering non-local tunneling to refine the 
models in the low current regime. Also, the models developed 
in this work are for a long channel device and can be used as 
long as all the depletion regions (i.e. regions R1, R2, R3 and 
R4) do not merge into each other. For a highly scaled down 
TFET, if these depletion regions merge with each other, a fully 
depleted channel approach [31] needs to be used to develop a 
suitable model.      
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